Indium arsenide (InAs) nanowires (NWs) are a promising platform to fabricate quantum electronic devices, among others they have strong spin-orbit interaction (SOI). The controlled tuning of the SOI is desired in spin based quantum devices. In this study we investigate the possibility of tuning the SOI by electrostatic field, which is generated by a back gate and two side gates placed on the opposite sides of the NW. The strength of the SOI is analyzed by weak anti-localization effect. We demonstrate that the strength of SOI can be strongly tuned by a factor of 2 with the electric field across the NW, while the average electron density is kept constant. Furthermore a simple electrostatic model is introduced to calculate the expected change of SOI. Good agreement is found between the experimental results and the estimated Rashba type SOI generated by the gate-induced electric field.
I. INTRODUCTION
Recently III-V semiconductor nanowires (NWs) have attracted increasing attention in the field of quantum electronics. The strong spin-orbit interaction (SOI) is an attractive property of InAs and InSb NWs: it results large g-factor, which leads to large Zeeman-splitting, [1] [2] [3] [4] it allows to effectively address spins by electric fields (EDSR), 5, 6 furthermore to define new types of quantum bits, so called spin-orbit qubits, [7] [8] [9] where the quantum information is stored by coupled spin and orbital degree of freedom. Very recently theoretical proposals suggested [10] [11] [12] [13] [14] [15] [16] that these one dimensional NWs are an ideal platform to induce topological superconductivity, and they may host pairs of so-called Majorana bound states, which are key building blocks for topological quantum computation. The strong SOI is also a key ingredient of these Majorana wires. The models assume a Rashba-type SOI, which in combination with magnetic field leads to the essential locking of spin and momentum in the 1D band structure. Several groups have reported the signature of these elusive particles [17] [18] [19] [20] [21] as a presence of a zero bias anomaly. Since the experimental conditions needed to reach this topological superconducting state are challenging, it would be highly desirable to have further experimental control parameters to analyze and tune the Majorana wires, e.g. a tunable Rashba SOI strength could give a better insight.
In this paper we demonstrate the tunability of the Rashba SOI strength by means of local gating. We have fabricated InAs NW devices with pairs of local side gates (SGs) (see Fig. 1a&b ). By applying voltages with opposite sign on these two SGs an electrostatic field can be generated. The influence of the electrostatic field on the strength of SOI is studied via weak anti-localization (WAL) measurements.
WAL arises from interference effects, [22] [23] [24] [25] [26] [27] where the time-reversed electron path pairs interfere destructively in zero magnetic field leading to enhanced conductance. Breaking the time-reversal symmetry of the system, i.e. by applying a magnetic field, suppresses the interference term of the conductance, resulting in negative magnetoconductance (MC). WAL was used to extract the strength of SOI in InAs and InSb NWs. [28] [29] [30] [31] [32] [33] [34] [35] In most of the studies the WAL signal was investigated in field effect transistor (FET) configuration, where a global back gate (BG) electrode is placed under a silicon oxide layer, which changes the electron density and the electrostatic field in the NW at the same time. [28] [29] [30] [31] [32] [33] Other studies introduces a top gate, beside the BG, separated from the NW by a solid electrolyte, PMMA 34 or a HfO 2 layer.
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Here we report results on InAs NWs using a new geometry where two SGs are added beside the BG. In this way similar to FET structure the BG serves to change the electron density, while the SGs could be used to induce a transverse electric field in the wire by applying opposite voltages without changing the overall electron density.
Here we show that the total SOI strength can be enhanced with a factor of 2, only by applying electric field in the NW. Furthermore a simple electrostatic model is introduced which shows that this tuning is consistent with the external field-induced Rashba-type SOI.
II. DEVICE AND METHODS
InAs NWs were grown by molecular beam epitaxy.
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After growth, they were deposited onto a thermally oxidized, degenerately doped n-Si substrate from a 2-propanol dispersion. The thickness of the SiO 2 layer is 400 nm and the underlying doped Si layer serves as the global BG electrode. The source (S), drain (D) and SG (SG1&2) electrodes were defined in a two step e-beam arXiv:1601.01854v1 [cond-mat.mes-hall] 8 Jan 2016
lithography process and were deposited by UHV e-beam evaporation (Ti/Au 10/90 nm), after Ar ion beam etching to remove the native oxide from the surface of the NW. A false color SEM picture of the sample is shown on Fig. 1a . The SG separation is 220 nm, the separation of the S and D electrodes is L = 1 µm and the diameter of the NW is W = 77 nm. Fig. 1b shows the cross section of the device perpendicular to the NW at the center of the SG electrodes on Fig. 1a .
In contrast to previously used top gated geometries, an important advantage of the side gated sample is that the gate electrode is not in direct contact with the NW. This way formation of charge traps at the interface of the NW and the top gate electrode is prevented. Further advantage is that electric field can be induced in the NW without significant change of the conductance by applying opposite voltages on the SGs.
Low temperature transport measurements were performed in a liquid helium cryostat with variable temperature insert system which is equipped with a superconducting magnet. Prior to cool down the sample was pumped overnight at room temperature to remove the water contamination from the surface of the NW.
The conductance, G follows a typical n-type FET characteristic of the NW, as it is shown on Fig. 1c at T = 50 K. Both SGs and the BG can individually increase the conductance up to 1.5 G 0 (G 0 = 2e 2 /h is the conductance quantum), with a saturation like tendency, and can completely deplete the NW, i.e. quench the conductance, while the other gates are kept at zero potential. The transconductance curves measured as a function of V SG1 and V SG2 (black and red curves on Fig. 1c) are practically overlapping, which indicates that the capacitive coupling to the SGs are almost equal. The SGs have a 4 times stronger effect than the BG due to closer spacing to the NW (70 nm, 400 nm respectively). Note that different horizontal axes are used for the BG and the SGs.
To determine the strength of spin relaxation the magnetoconductance of the device was measured in various gate settings at T = 4.2 K. The magnetic field was perpendicular to the substrate (see Fig. 1b ). In the used gate geometry with 70 nm spacing between the NW and SGs, SG voltages (V SGi ) up to 20 V and difference of 30 V between V SG1 and V SG2 could be applied without electric breakdown.
Changes of the MC in low magnetic field contains the spin relaxation-related WAL signal, therefore we focus on the variation of the conductance from the zero magnetic field value, i.e. ∆G = G(B) − G(B = 0 T). Fig. 1d&e show a typical set of measurements of ∆G as a function of B and gate voltages. The MC curves show two general features, first every curve has a local maximum around zero magnetic field, which is a signature of WAL. B or the gate voltage is changed. The WAL signal allows us to extract important transport parameters, like the phase coherence length and the spin relaxation length. 22, 24 To relieve the WAL signal from UCF the MC curves were averaged in moving gate voltage window 31 with a width of 10 V. Three averaged MC curves are shown in Fig. 1f , the corresponding gate voltage windows are indicated with colored bars in Fig. 1d , above the upper horizontal axis. Due to the averaging the strongly varying features at high magnetic fields disappear and only a characteristic peak around B = 0 T remains with a dip and a monotonic increase towards higher B field. This line shape is a characteristic WAL signal.
The averaged MC curves are fitted with the theoretical formula of WAL in one dimensional systems, 22, 24, 25, 33 
where l φ is the phase coherence length, l SO is the spin relaxation length, L = 1 µm is the separation of S and D electrodes, h is the Planck constant, e is the electroncharge and
where B is the magnetic field and W is the diameter of the NW. Note that the geometrical factor (i.e. the area of the cross section), W 2 in Ref. 22 and 24 has been replaced
8 W 2 to adapt the formula to the hexagonal cross section of the NW, following the idea of Ref. 33. This formula is valid in the dirty limit, i.e. the elastic scattering length, l e is much smaller than the wire diameter, and in the low magnetic field limit, i.e. l m = /eB >> W . Our sample is close to fulfill the first condition, since the diameter of the NW is W = 77 nm, and the elastic scattering length is l e ≈ 10 − 20 nm, determined from transconductance measurements. 33, 37 The second inequality implies a |B| < 0.1 T condition for the fitting. The MC curves were fitted in the 0 < B < 0.3 T interval, since it is needed to contain the minimum of the WAL curve for a reliable fitting. The formula has two fitting parameters, the phase coherence length (l φ ) and the spin relaxation length (l SO ). Assuming that the SOI dominates the spin relaxation, l SO is used to measure the strength of SOI. 23, 38 According to Eq. 1 a signature of enhanced SOI (i.e. reduced l SO ) is the shift of the minimum of the WAL curve to higher B values.
The three experimental curves presented in Fig. 1f show a clear shift of the minimum of the WAL signal as the asymmetric SG voltage is increased. It is in agreement with the expected enhancement of SOI as higher electric field is induced by larger gate voltage. In order to extract l φ and l SO these curves were fitted by Eq. 1. The fitted MC curves are shown with red lines in Fig. 1f . There is a reasonable agreement between the measured and fitted curves, even though the magnetic field window used for the fit is somewhat wider than the validity of the model. The extracted l SO parameters for the three plotted measurements are 175, 144 and 92 nm (from top to bottom), showing an enhancement of SOI in increasing electrostatic fields. In the following, using the fitting procedure described above, l φ and l SO are extracted from averaged MC traces measured at different gate settings.
We present results measured on one particular device, but similar effects were observed on several other devices. In our geometry (see Fig. 1a&b ) there are 3 gate electrodes which can induce an electric field inside the NW. In the following the influence of two different electric field profiles on l SO is studied. In the first case asymmetric potential is applied on the SGs, while the BG voltage is fixed. In the second case finite voltage is applied only on BG, while the SGs are grounded. In the following we show that the induced external electric field can strongly enhance the SOI in both cases.
III. RESULTS
E
A. Tuning with in-plane electric field
In the standard FET geometry the BG voltage can be used to induce electric field in the NW, however V BG changes the strength of the electric field and the electron density at the same time (see Fig. 1c ). The main advantage of the 3-gate-configuration is that it allows to generate an electrostatic field, without changing the conductance and the average electron density in the NW, by applying opposite voltages on the two SGs (see Fig. 2a  inset) . This asymmetric gating induces an electric field parallel to the substrate plane, perpendicular to the NW axis.
In order to keep the conductance of the NW constant while the electrostatic field was enhanced, the asymmetric SG voltages were swept in the following way:
i.e. on the negatively charged SG electrode a voltage smaller by a factor of 0.7 was applied because of the nonlinear gate dependance of the conductance (see Fig. 1c ).
In the measurement, shown on Fig. 2a&b V SG1 was swept between -16 and 15 V, but on the voltage axis the data is plotted in the [-11 V, 10 V] interval, since it was averaged in a window of 10 V. The BG voltage was fixed at 15 V to maintain the conductance above 0.5 G 0 , which ensures the visibility of the WAL signal. Fig. 2b shows the B = 0 T conductance extracted from averaged MC measurements as a function of asymmetric SG voltages applied according to Eq. 2. The conductance was kept close to constant within 0.2 G 0 .
On the main panel of Fig. 2a the l φ and l SO , determined by fitting the averaged MC curves with Eq. 1, are shown. At zero SG voltages the spin relaxation length is about 170 nm, which is comparable with earlier results. 28, 29, 31, 34 By applying the asymmetric voltage on the SGs, and thus generating an electric field perpendicular to the NW, l SO can be significantly reduced to 90 nm. The MC data shown in Fig. 1d ,e&f also corresponds to this measurement.
The conductance also varied slightly with the applied SG voltages. However plotting l φ and l SO as a function of the conductance (Fig. 2b inset) reveals that there is no correlation between the conductance and the fitting parameters. It indicates that the reduction of l SO is not the result of the change of the conductance.
Increasing the electric field across the NW, the electron density is dominantly pushed to the surface of the NW (see Sec.IV), which can explain the reduction of the phase coherence length with increasing electric field (see the black curve in Fig. 2a) , due to the increased scattering on the surface-roughness or residual contamination.
Investigating other devices the highest reduction factor of l SO was 3 for V SG1 = 18 V.
B. Tuning with perpendicular electric field
In the previous section it was shown that l SO can be strongly tuned by an asymmetric SG induced inplane electric field. In order to have a comparison, in a second set of measurements the BG was used as the source of the electric field, while the SG electrodes were grounded. This setting is similar to the standard FETlike gating. [28] [29] [30] [31] [32] [33] The main difference compared to case of asymmetric SG voltages is that in addition to the strength of the electrostatic field, the electron density also changes with V BG , resulting in the change of the conductance, as it is shown in Fig. 2d . Note that the conductance here is extracted from the averaged MC data. Also note that the transconductance curve is shifted to higher V BG values compared to the blue curve on Fig. 1c , since the high BG voltages (up to 60 V), required to achieve high electrostatic fields across the NW, caused the filling of charge traps in the SiO 2 in the close proximity of the NW, which screens the effect of the BG. The rearrangement of these static charges results a in difference between the extracted physical quantities at the same gate configuration for the two different set of measurements.
The corresponding fitted l φ and l SO parameters are plotted in Fig. 2c . l SO shows a clear tendency as a function of V BG . At small gate voltage values l SO is around 150 nm, while for larger V BG and thereby enhanced electrostatic field l SO monotonously decreases. Applying BG voltage of more than 60 V, l SO is reduced even to 70 nm.
In some of the previous studies investigating the SOI via WAL in standard FET geometry in InAs and InSb NWs no tuning was observed, 31 while in others a tuning effect up to 30% was reported. 28, 29 All of these studies used smaller gate voltage range than us. A strong tuning, comparable with our results was only observed in devices using a top gate 35 or electrolyte gate. 34 Our measured l SO values at low gate voltage values are in good agreement with these studies.
The change of the phase coherence length is not significant, in the used range of BG voltage l φ increases less than 20% from 180 nm to 220 nm. Interestingly its tendency is just opposite to the case of asymmetric SGs (see Fig. 2a ). The gate voltage-induced enhancement can be explained with the reduction of electron-electron interaction at higher carrier densities (higher conductance).
IV. SIMULATION
In the previous section it was shown that by applying an electric field on the NW with gate electrodes the SOI can be enhanced by a factor of 2. In this section a simple electrostatic model is introduced, which is used to calculate the electrostatic field (E(r)) profile inside the NW, and to estimate the electric field-induced Rashba SOI. A good agreement was found between the numerical results for l SO and the measured values presented in the previous section.
For simplification the measured device is modeled with its 2 dimensional cross section, shown in Fig. 1b and discussed in Sec. II. The NW is modeled by a hexagon, with 40 nm length of edge (which corresponds to W = 80 nm).
In electrostatic viewpoint a single conduction band is assumed with parabolic dispersion, and hard-wall confinement potential. Fermi level pinning at the surface of the NW gives rise to band bending, 39, 40 which for simplicity is neglected in our model. Furthermore we fixed the Fermi energy at the edge of the conduction band for zero gate voltages.
In the simulation the electric potential, V (r) was calculated by solving the Poisson-equation,
where, i r is the relative dielectric constant of medium i ( SiO2 r = 3.9, InAs r = 15.15), 0 is the vacuum permittivity, and ρ(r) = −en(r) is the electron charge density, which is only non-zero within the NW. The electron density of the NW, n(r) is given by the bulk density of states (DOS) of the InAs at zero temperature,
where e is the electron charge, = h/2π is the Planck constant, m * = 0.023m e is the effective mass of the electrons in the conduction band, and m e is the free electron mass. In the simulation Eq. 3&4 are solved selfconsistently in an iterative manner. The details of the simulation can be found in the Appendix.
The calculated electric potential and the DOS at the Fermi energy for the two type of measurements are shown in Fig. 3a- b&d-e. The black lines represent the NW/SiO 2 /vacuum interfaces, the scale is shown in Fig. 3a . The SG&BG electrodes are not shown on the graphs, the SG1 (SG2) is on the left (right) 70 nm away from the edge of the NW, the BG is 400 nm below the NW/SiO 2 interface. Fig. 3a&b correspond to the asymmetric SG measurement with gate voltage values of V SG1 = 11 V, V SG2 = −7.7 V and V BG = 15 V. The electron density (which can be directly calculated from the DOS with Eq. A1&A2) is concentrated to the left side of the NW, as a result of the attractive force of the positively charged SG1 electrode. For this gate configuration the numerical calculation yield an average electric field of 20 mV/nm inside the NW. Fig. 3d&e correspond to the BG measurement with grounded SG electrodes with V SG1 = V SG2 = 0 V and V BG = 58 V gate voltage values. The electron density is concentrated to the bottom part of the NW. The average electric field within the NW is about 25 mV/nm for this gate configuration.
The small areas of low DOS values at the surface of the NW in Fig. 3b&e are artifacts arising from the grid of the simulation (5 nm).
The spin relaxation length associated to the external field-induced Rashba SOI can be calculated from magnitude of the electric field supplied by the simulation with the following formula:
where α 0 = 1.17 nm 2 for InAs. E is the spatially averaged electric field within the NW, weighted with the DOS at Fermi energy (see Eq. A4).
In the measurements the l SO was finite at zero gate voltages, which indicates that other sources of spin relaxation are present. To take them into account, we introduce the built-in spin relaxation length, l SO,Bi . The built-in spin relaxation processes may originate from breaking the inversion symmetry of the system by the crystal structure, confinement potential, or scattering centers. For the sake of simplicity we assume that these processes are independent from the external gate voltages. For the different spin relaxation contributions the following sum rule was used:
The value of l SO,Bi was chosen such that the measured and the calculated l SO values coincide with each other at zero asymmetric SG/BG voltage in the two demonstrated measurements. The simulation contains no further fitting parameters.
The measured and simulated l SO curves are shown in Fig. 3c&f for the two different electrostatic field profiles. The measured l SO curves are the same as in Fig. 2a&c . In both cases the simulated curves reproduce well the main findings of the measurement, that the SOI is enhanced by increasing electric field. Furthermore, despite the simplicity of the model and the low number of model parameters fairly good quantitative agreement was found.
In both cases l SO tends to saturate at higher voltages, which is the result of electrostatic screening by electrons. As it can be seen from the DOS graphs in Fig. 3b&e , the electron density can reach high values in the NW close to the positively charged gate electrode. At higher electron densities the screening is more efficient, in agreement with the static screening theory, which leads to the decreasing enhancement of SOI as the gate voltages are further increased. To quantify the screening effect we estimate the screening length in the framework of ThomasFermi model. 42 In this model the screening length is given by
With a typical value of DOS at Fermi level, D(ε F ) = 1 · 10 31 eV −1 cm −3 , for InAs ( InAs r = 15.15) the screening length is r T F ≈ 10 nm, which is consistent with the simulated electric potential profile (see Fig. 3a&d ).
We have shown that the introduced electrostatic model can explain our experimental results with an external field-induced Rashba SOI, assuming another, constant source of spin relaxation.
Following the standard framework of WAL 28 we assume that the SOI is the main mechanism of the spin relaxation and the measured spin relaxation length gives a good measure of the strength of the SOI. Using Eq. 5 and the measured l SO values, one can estimate the strength of the SOI, α R = α 0 e E = 2 /m * l SO , which is reasonable at high external fields, when the induced Rashba SOI dominates the built-in contribution. Tuning l SO from 150 to 70 nm corresponds to α R ≈ 2 · 10 −11 eVm and 4.3 · 10 −11 eVm, respectively. In a very recent work of van Weperen et al. (see Ref. 35 ) a more realistic model of WAL theory is presented, which takes the 3D structure of the NW into account more precisely and allows us to extract spin-orbit induced spin relaxation length l SO,R and the Rashba spin-orbit coupling parameter α R more accurately. However, the parameter range of the model does not cover the condition of our measurements since for our sample W/l e is around 4 − 8. We believe that additional model calculation would be desired in order to give an accurate estimation of the SOI strength α R , which goes beyond some simplifications: As the source of spin relaxation mechanism most models consider a simple Rashba type SOI induced by a homogenous electrostatic field in the entire NW. In our device the electrostatic field is not homogeneous and in addition other SOI term, like D'yakonov-Perel has to be taken into account due to lack of inversion symmetry of wurtzite NW structure. Nevertheless it does not influence our finding that l SO can be tuned by gate voltages even if the conductance and the average density is kept constant.
V. CONCLUSION
The SOI of InAs NWs was studied by WAL measurements in a side gated geometry. We have shown that the strength of the SOI can be enhanced by up to a factor of 2, applying electric field across the NW. The tuning was demonstrated at a nearly constant conductance with asymmetric voltages applied on opposite SGs. Furthermore, a similarly large tuning was observed applying a high BG voltage, which strongly changed the electron density as well.
An electrostatic model was introduced to calculate strength of Rashba SOI induced by the external electric field. On the comparison of the experimental results and the numerical calculations good agreement was found, which supports that the Rashba SOI is the origin of gateinduced changes of the WAL signal. The possibility to tune the Rashba SOI strength in-situ without changing the electron density of the device is highly promising for various quantum electronic devices.
In order to gain a better insight into the SOI in NWs, a more realistic model calculation would be desired which takes into account the inhomogeneous electrostatic field in the NW, the presence of NW confinement potential, the band bending at the interface, the SOI term caused by the internal inversion asymmetry of the wurtzite crystal structure and the quantized conductance channels of the NWs. Such a more realistic theory could shine light on the limits of the validity of the simple 1D Rashba SOI Hamiltonian for the description of spin physics in semiconductor NWs.
Appendix A: Simulation
In this section the details of the electrostatic simulation are discussed.
The thickness of the SG electrodes is 100 nm, the separation of them is 220 nm. The thickness of the oxide layer is 400 nm. The boundary of the geometry is defined by a 1 µm × 1 µm square, which lower edge corresponds to the BG. The potential of the upper edge is fixed at zero potential. The potential of the right and left edges below (above) the SG electrode are defined by linear interpolation between the potential of BG and SG (SG and upper edge). Square lattice with 5 nm resolution is used in the simulations.
The NW is modeled with the properties of bulk InAs with 3 dimensional DOS
with hard-wall confinement potential, neglecting the band bending. During the simulation the Poisson-equation (Eq.3) and electron-filling,
was calculated iteratively, where f (ε), the Fermi-function was approximated with zero temperature form, the Heaviside step-function.
To assure the convergence of the algorithm for both the electron density and the potential the weighted average of the last two iteration step was used as new value, i.e.
In the simulations η n = η V = 0.2 was used.
To the calculation of SOI the electric field is calculated from the potential within the NW. Since only electrons at the Fermi-surface contribute to the conductance, the electric field is averaged with respect of the DOS at the Fermi-level,
